

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

Japanese Patent Laid-Open Publication No. Heisei 9-8205

[TITLE OF THE INVENTION]

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

[CLAIMS]

1. A resin-encapsulated semiconductor device using
a lead frame which is shaped in accordance with a two-step
etching process to a body wherein a thickness of inner
10 leads is less than that of the lead frame blank,
comprising:

inner leads having the thickness less than that of the
lead frame blank; and

15 terminal columns integrally connected to the inner
leads and having the same thickness with the lead frame
blank, the terminal columns possessing a column-shaped
configuration which is adapted to be electrically connected
to an external circuit, the terminal columns being disposed
outside of the inner leads in a manner such that they are
20 coupled to the inner leads in a direction orthogonal to the
thickness-wise direction thereof, the terminal columns
having terminal portions arranged on top ends thereof, the
terminal portions being made of solders, etc. and exposed
to the outside beyond a resin encapsulate, each inner lead
25 possessing a rectangular cross-section and having four

surfaces including a first surface, a second surface, a
third surface and a fourth surface, the first surface being
flushed with one surface of a remaining portion of the
inner lead having the same thickness with the lead frame
blank while being opposed to the second surface, and each
5 of the third and fourth surfaces having a concave shape
depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using
10 a lead frame which is shaped in accordance with a two-step
etching process to a body wherein a thickness of inner
leads is less than that of the lead frame blank,
comprising:

inner leads having the thickness less than that of the
15 lead frame blank; and

terminal columns integrally connected to the inner
leads and having the same thickness with the lead frame
blank, the terminal columns possessing a column-shaped
configuration which is adapted to be electrically connected
20 to an external circuit, the terminal columns being disposed
outside of the inner leads in a manner such that they are
coupled to the inner leads in a direction orthogonal to the
thickness-wise direction thereof, portions of top ends of
the terminal columns being exposed to the outside beyond a
25 resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10 3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15 4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20 5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

25 6. The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is
fastened by means of insulating adhesive to the second
surfaces of the inner leads on one surface thereof on which
the electrodes are located, and the electrodes of the
semiconductor chip are electrically connected to the first
surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as
claimed in claims 1 or 2, wherein the semiconductor chip is
fastened to the second surfaces of the inner leads by bumps
thereby to be electrically connected to the inner leads.

[DETAILED DESCRIPTION OF THE INVENTION]

[FIELD OF THE INVENTION]

The present invention relates to a resin-
encapsulated semiconductor device capable of meeting the
requirement for an increase in the number of terminals and
resolving problems which are caused in association with
position shift and coplanarity of an outer lead.

[DESCRIPTION OF THE PRIOR ART]

FIG. 15(a) shows the configuration of a generally
known resin-encapsulated semiconductor device (a plastic
lead frame package). The shown resin-encapsulated
semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513
to be electrically connected to the associated circuits,
inner leads 1512 formed integrally with the outer leads
1513, bonding wires 1530 for electrically connecting the
5 tips of the inner leads 1512 to the bonding pad 1521 of the
semiconductor chip 1520, and a resin 1540 encapsulating the
semiconductor chip 1520 to protect the semiconductor chip
1520 from external stresses and contaminants. This resin-
encapsulated semiconductor device, after mounting the
10 semiconductor chip 1520 on the bonding pad 1521, is
manufactured by encapsulating the semiconductor chip 1520
with the resin. In this resin-encapsulated semiconductor
device, the number of the inner leads 1512 is equal to that
of the bonding pads 1521 of the semiconductor chip 1520.
15 And, FIG. 15(b) shows the configuration of a monolayer lead
frame used as an assembly member of the resin-encapsulated
semiconductor device shown in FIG. 15a. Such a lead frame
includes the bonding pad 1511 for mounting the
semiconductor chip, the inner leads 1512 to be electrically
20 connected to the semiconductor chip, the outer lead 1513
which is integral with the inner leads 1512 and is to be
electrically connected to the associated circuits. This
also includes dam bars 1514 serving as a dam when
encapsulating the semiconductor chip with the resin, and a
25 frame 1515 serving to support the entire lead frame 1510.

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy (a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b)(D) is a cross-sectional view taken along the line F1-F2 of FIG. 15(b)(1).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, particularly quad plate package (QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for forming semiconductor packages having a large number of

pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

5 The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

10 Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1020 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

Then, the patterned resist films are removed, the
patterned thin sheet 1410 is washed to complete a lead
frame having the inner leads of desired shapes as shown in
FIG. 14(e). Predetermined areas of the lead frame thus
5 formed by the etching process are silver-plated. After
being washed and dried, an adhesive polyimide tape is stuck
to the inner leads for fixation, predetermined tab bars are
bent, when need be, and the die pad depressed. In the
etching process, the etchant etches the thin sheet in both
10 the direction of the thickness and directions perpendicular
to the thickness, which limits the miniaturization of inner
lead pitches of lead frames. Since the thin sheet is
etched from both the major surfaces as shown in FIG. 14
during the etching process, it is said, when the lead frame
15 has a line-and-space shape, that the smallest possible
intervals between the lines are in the range of 50 to 100%
of the thickness of the thin sheet. From the viewpoint of
forming the outer lead having a sufficient strength,
generally, the thickness of the thin sheet must be about
20 0.125 mm or above. Furthermore, the width of the inner
leads must be in the range of 70 to 80 μ m for successful
wire bonding. When the etching process as illustrated in
FIG. 14 is employed in fabricating a lead frame, a thin
sheet of a small thickness in the range of 0.125 to 0.15 mm
25 is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.1 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged pitches in the range of 0.13 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to withstand external forces that may be applied thereto in the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

(SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals

and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5 According to one aspect of the present invention, there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns electrically connected to the inner leads and having the same thickness as with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond the resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a

10

15

20

25

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the first surface of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 11, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

(EMBODIMENTS)

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, a resin-encapsulated semiconductor device in accordance

with a first embodiment of the present invention described hereinafter with reference to FIGs. 1. FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line B1-B2 of FIG. 1. Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a top view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGs. 1 and 2, a drawing reference numeral 100 represents a resin-encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead frame, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 133A terminal columns, 133B terminal portions, 133C side surfaces, 133D a top surface, 135 a die pad, and 140 a resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 1, the semiconductor chip 110 is placed inward of the

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 131 at one surface thereof which is opposed to the other surface thereof where the electrodes (pads) 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 131A of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 190, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 9A is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40 μ m whereas the portions of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(2). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(3), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131ab of the inner leads 131 are bonded with each other using wires 120 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces

of the terminal columns 133 are covered thereby FIG. 6(f)). At this time, the protective frame 160 functions to reinforce the semiconductor device. In other words, the protective frame 160 serves to prevent moisture from
5 leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However,
10 persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 160. Also, when such an encapsulating process by the resin is carried out using a desired mold, the encapsulating process is implemented in a state wherein the outer side
15 surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views
20 respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame
25 blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated
5 over both surfaces of the lead frame blank 1110 made of a 42% nickel-iron alloy and having a thickness of about 0.15 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively
10 (FIG. 11(a)).

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted
15 to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 1110, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a
20 clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the resist patterns are etched using a 48 Be' ferric chloride
25 solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm². The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth h corresponding to $1/3$ of the thickness of the lead frame blank 1110. FIG. 11(c).

5 Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in
10 this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the resist pattern 1120B is formed. Subsequently, the surface
15 provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Inctec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to
20 cover the resist pattern 1120A (FIG. 11(c)).

It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that
25 the etch-resistant layer 1180 be coated over the entire

portion of the surface formed with the first recess
and first opening 1130, as shown in FIG. 11(c), because
it is difficult to coat the etch-resistant layer 1180 on
the surface portion including the first recesses.
5 Although the etch-resistant layer 1180 wax employed in
this embodiment is an alkali-soluble wax, any suitable
wax resistant to the etching action of the etchant solution
remaining somewhat soft during etching may be used.
for forming the etch-resistant layer 1180 is not limited
10 to the above-mentioned wax, but may be a wax of a UV-cure
type. Since each first recess 1130 etched by the pre-
etching process at the surface formed with the paste
is adapted to form a desired shape of the inner lead tip,
filled up with the etch-resistant layer 1180, it is
15 further etched in the following secondary etching process.
The etch-resistant layer 1180 also enhances the mechanical
strength of the lead frame blank for the second etching
process, thereby enabling the second etching process to
be conducted while keeping a high accuracy. It is
20 possible to enable a second etchant solution to be sprayed
at an increased spraying pressure, for example, 2.5 kg
or above, in the secondary etching process. The increased
spraying pressure promotes the progress of etching in
the direction of the thickness of the lead frame blank in
25 the secondary etching process. Then, the lead frame blank

surfaces 131Aa of the tips of the inner leads as shown in
FIG. 1, are flushed with one surfaces of remaining portions
of the inner leads having the same thickness with the lead
frame while being opposed to the second surfaces 131Ab, and
5 the third and fourth surfaces are formed to have a concave
shape which is depressed toward the inside of the inner
leads. Where a semiconductor chip is mounted on the second
surfaces 131Ab of the inner leads by means of bumps for an
electrical connection therebetween, as in a semiconductor
10 device according to a third embodiment as will be described
hereinafter, an increased tolerance for the connection by
bumps is obtained when the second surface 131Ab has a
concave shape depressed toward the inside of the inner
lead. To this end, an etching method shown in FIG. 12 is
15 adopted in this case. The etching method shown in FIG. 12
is the same as that of FIG. 11 in association with its
primary etching process. After completion of the primary
etching process, the etching method is conducted in a
manner different from that of the etching method of FIG. 11
20 in that the second etching process is conducted at the side
of the first recesses 1150 after filling up the second
recesses 1160 by the etch-resist layer 1180, thereby
completely perforating the second recesses 1160. At this
time, by implementing the primary etching process, etching
25 at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGs. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness t of the inner lead tip which is finally obtained. For example, where the blank has a thickness t reduced to 50 μ m, the inner leads can have a fineness corresponding to a lead width W_1 of 100 μ m and a tip pitch p of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness t of about 30 μ m and a lead

width W_1 of 70 μm , it is possible to form inner leads having a fineness corresponding to an inner lead pitch p of 0.12 mm. Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness t and the lead width W_1 . That is to say, an inner lead tip pitch p up to 0.08 mm, a blank thickness up to 25 μm , and a lead width W_1 up to 40 μm can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(b)(A)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(b)(D), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereon. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width W1 slightly greater than the width W2 of an opposite surface. The widths W1 and W2 (about 1000 μ m) are more than the width W at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in FIG. 13(D)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(D)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(A) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(B) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(B). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(B)(a) or FIG. 13(B)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGs. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGs. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a reinforcing fastener tape. In the semiconductor device of

5 this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 220, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231ab of the inner leads 231 by wires 220. Also, in the case of this second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, respectively.

10 In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 210 is fastened together with the inner leads 231 by the reinforcing fastener tape 270. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(2), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGS. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of the this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGs. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100 μ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(2)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5 Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line 10 B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of the this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 15 410 a semiconductor chip, 411 pads, 430 a lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on 20 which the pads 411 are disposed is fastened to the second 25

surfaces 431Ab of the inner leads 431 by the insul-
adhesive 470, and the pads 411 and the first surfaces
of the inner leads 431 are electrically connected with
other by wires 420. The semiconductor device of
5 fourth embodiment uses the same lead frame which is use
the third embodiment, which has the contour as shown
FIG. 10(a) and 10(b). Also, in the case of this fourth
embodiment, as in the case of the first and second
embodiments, the electrical connection between the res-
10 encapsulated semiconductor device 400 of this embodiment
and an external circuit is achieved by mounting the res-
encapsulated semiconductor device 400 via the terminal
portions 433A each being made of a semi-spherical solder
on a printed circuit substrate, with the terminal portion
15 433A located on the top surfaces of the terminal columns
433, respectively.

FIG. 7(d) is a cross-sectional view illustrating
modified example of the semiconductor device in accordance
with the fourth embodiment of the present invention. In
20 the modified example of the semiconductor device as shown
in FIG. 7(d), the terminal portions each comprising the
semi-spherical solder are not provided, and the top
surfaces of the terminal columns are directly used as the
terminal portions. Because the protective frame is not
25 used and the side surfaces 433B of the terminal columns 433

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-encapsulated semiconductor device in accordance with this invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having 10 outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem associated with coplanarity. In addition to these 15 advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay 20 time.

59:543 v1

59:543 v1

符開平 9-8205

(1) NAME KESK (1997) : A : C =

(51) Int. Cl.

NO 11 22/58

23712

23125

月内整理出来

Fi

ROIL 23/50

23/12

2000年12月22日

- 1 -

•

2

8548 6月 12日の記: 50 21:58:

(11) 出版番号 4837-170490

(11) 出題日 平成7年(1995)6月14日

(11) 出月人 000002897

大邑工部局告示

廣東省新會縣政府第一〇一號

(11) 月 日 山 日 日 -

重慶市地方志編纂委員會 一九八一年一月

大日本印刷株式會社

(11) 凡 45 至 60 岁

夏秋風雨，區內各處均有——丁部，二，三

大日本印刷株式会社




(11)代理人 所理士 小西 誠典

(11) (見明の名称) 断片防止型平透体区画

(11) (黑豹) (修正版)

(目的) 多硫化化に反応せず、且つ、アウターリードの位置ズレや平坦性の問題にも対応できる駆動片止機構を提案する。

(原理) 一般的に連結したリードフレーム形状と同じ部品の外縁図形を複製するための形状の端子を133とを有し、且つ、端子はインナーリードの外縁面においてインナーリードに対して面方向に傾斜して設けられており、端子の先端面に平面部からなる端子面を設け、端子部を引止溝部から露出させ、端子の外縁部の側面を引止溝部から露出させており、インナーリードは、所定形状が力死で第1図133A、第2図Ab、第3図Ac、第4図Adの4面を有しており、かつ第1図はリードフレーム形状と同じ部品の他の部分の一方の面と同一平面上にあって第2図に向き合っており、第3図、第4図はインナーリードの両側に向かつてピン形状に形成されている。



【実施例 1】

図 1 は、2 層エッチング加工によりインターリードの厚さがリードフレーム素材の厚さより厚く形成されたリードフレームを用いた半導体装置であつて、前記リードフレームは、リードフレーム素材より厚い層のインターリードと、該インターリードに一体的に形成したリードフレーム素材と同じ厚さの外部図層とを有する。また、図 1 は、インターリードの外面側においてインターリードに対して厚さ方向に直交して設けられており、端子柱の先端部を外部図層から露出させ、端子柱の外面側の外面を封止層から露出させており、インターリードは、断面形状が略方形で第 1 面、第 2 面、第 3 面、第 4 面の 4 面を有しており、かつ第 1 面はリードフレーム素材と同じ厚さの他の部分の一方の面と同一平面上にあって第 2 面に向を合っており、第 3 面、第 4 面はインターリードの内側に向かつて凹んだ形状に形成されていることを特徴とする半導体装置。

【実施例 2】 図 2 は、2 層エッチング加工によりインターリードの厚さがリードフレーム素材の厚さより厚く形成されたリードフレームを用いた半導体装置であつて、前記リードフレームは、リードフレーム素材より厚い層のインターリードと、該インターリードに一体的に形成したリードフレーム素材と同じ厚さの外部図層とを有する。また、図 2 は、インターリードの外面側においてインターリードに対して厚さ方向に直交して設けられており、端子柱の先端の一部を封止層から露出させて端子柱とし、端子柱の外面側の外面を封止層から露出させており、インターリードは、断面形状が略方形で第 1 面、第 2 面、第 3 面、第 4 面の 4 面を有しており、かつ第 1 面はリードフレーム素材と同じ厚さの他の部分の一方の面と同一平面上にあって第 2 面に向を合っており、第 3 面、第 4 面はインターリードの内側に向かつて凹んだ形状に形成されていることを特徴とする半導体装置。

【実施例 3】 図 3 は、図 1 ないし 2 において、半導体素子はインターリード間に設けられ、該半導体素子の電極部はワイヤにてインターリードと電気的に接続されていることを特徴とする半導体装置。

【実施例 4】 図 4 は、図 3 において、リードフレームはダイパッドを有しており、半導体素子はダイパッド上に搭載され、固定されていることを特徴とする半導体装置。

【実施例 5】 図 5 は、図 3 において、リードフレームはダイパッドを有しないもので、半導体素子はインターリードとともに高粘度接着剤により固定されていることを特徴とする半導体装置。

【実施例 6】 図 6 は、図 1 ないし 2 において、半導体素子は半導体素子の電極部の面をインターリードの第 2 面

に絶縁層を介して固定されており、該半導体素子の電極部はワイヤによりインターリードの第 1 面と電気的に接続されていることを特徴とする半導体装置。

【実施例 7】 図 7 は、図 1 ないし 2 において、半導体素子はパンプによりインターリードの第 2 面に固定されて電気的にインターリードと接続していることを特徴とする半導体装置。

【効果の発明】

(0001)

【発明の利便性】 本発明は、半導体装置の多ピン化に対応して、且つ、アフターリードの低コスト化（ミニチュア）やアフターリードの半導体（コプラチニウム）の低コスト化による、リードフレームを用いた半導体装置の半導体装置に適用する。

(0002)

【発明の利便性】 従来のように用いられている半導体装置の半導体装置（プラスチックリードフレームパッケージ）は、一般に図 1 (a) に示されるような構造であり、

半導体素子 1510 を搭載するダイパッド 1511 の両側の面との電気的接続を行うためのアフターリード 1513、アフターリード 1513 に一体的なインターリード 1512、該インターリード 1512 の先端部と半導体素子 1520 の電極パッド 1521 とを電気的に接続するためのワイヤ 1530、半導体素子 1520 を封止して外部からの応力、熱から守る層 1540 からなっており、半導体素子 1520 をリードフレームのダイパッド 1511 上に搭載した状態で、層 1540 により封止してパッケージとしたもので、半導体素子 1520 の電極パッド 1521 に対応する層のインターリード 1512 を必要とするものであり、そして、このような半導体装置の半導体装置の構造を有して用いられる（本発明）リードフレームは、一般に図 1 (b) に示すような構造のものを、半導体素子 1520 を搭載するためのダイパッド 1511 と、ダイパッド 1511 の両側に設けられた半導体素子 1520 を搭載するためのインターリード 1512、該インターリード 1512 に接続して外部図層との電気的接続を行うためのアフターリード 1513、層 1540 により封止する層のダムとなるダムバー 1514、リードフレーム 1510 全体を支持するフレーム（本発明）1515 を備えており、図 1 (b) (c) は、図 1 (b) (c) に示すリードフレーム 1510 の F1-F3 における断面図である。

(0003) このようなリードフレームを用いた半導体装置の半導体装置（プラスチックリードフレームパッケージ）において、半導体素子の電極部の形状と半導体素子の電極部の面をインターリードの第 2 面

に絶縁層を介して固定されており、該半導体素子の電極部はワイヤによりインターリードの第 1 面と電気的に接続されていることを特徴とする半導体装置。

(0004) 図 3 は、図 1 ないし 2 において、半導体素子はインターリード間に設けられ、該半導体素子の電極部はワイヤにてインターリードと電気的に接続されていることを特徴とする半導体装置。

(0005) 図 4 は、図 3 において、リードフレームはダイパッドを有しており、半導体素子はダイパッド上に搭載され、固定されていることを特徴とする半導体装置。

(0006) 図 5 は、図 3 において、リードフレームはダイパッドを有しないもので、半導体素子はインターリードとともに高粘度接着剤により固定されていることを特徴とする半導体装置。

(0007) 図 6 は、図 1 ないし 2 において、半導体素子は半導体素子の電極部の面をインターリードの第 2 面に絶縁層を介して固定されており、該半導体素子の電極部はワイヤによりインターリードの第 1 面と電気的に接続されていることを特徴とする半導体装置。

(0008) 図 7 は、図 1 ないし 2 において、半導体素子はパンプによりインターリードの第 2 面に固定されて電気的にインターリードと接続していることを特徴とする半導体装置。

増大が望みで、その結果、所定寸法を達成するまでにQFP (Quad Flat Package) 及びTQFP (Thin Quad Flat Package) まで、リードの多ピン化が著しくなってきた。上記の半導体装置に用いられるリードフレームは、既述なものにフォトリソグラフィ工程を用いたエッチング加工方法により作成され、従来でないものはプレスによる加工方法による作成されるのが一般的であったが、このような半導体装置の多ピン化に伴い、リードフレームにおいても、インターリード部先端の鋭利化が望む。当初は、既述のものに対しては、プレスによる加工方法により、リードフレーム素材の厚さが0.25mm程度のものを用い、エッチング加工で対応してきた。このエッチング加工方法の工程について以下、図14に基づいて簡単に述べておく。まず、図14(a)もしくは42%ニッケル-銅合金からなる厚さ0.25mm程度の厚板(リードフレーム素材1410)を半円状(図14(a))とした後、直ぐクロムメッキ層を形成したものをレジスト層のフォトリソグラフィ工程で所定の寸法に加工する。(図14(b))

次に、所定のパターンが形成されたマスクを介して半導体装置でレジスト層を露光した後、所定の領域で露光したレジストを剥離して(図14(c))、レジストパターン1430を形成し、半導体装置の半導体層を必要に応じて露光、酸化第二水素溶液を塗布する成分とするエッチング液にて、スプレーにて半導体(リードフレーム素材1410)に必要に応じて所定の寸法にエッチングし、所定させる。(図14(d))

次に、レジスト層を剥離処理(図14(e))、剥離後、所定のリードフレームを露出、エッチング加工工程を終了する。このように、エッチング加工方法による作成されたリードフレームは、更に、所定のエリアにスリットが形成される。次に、図14(f)の処理を見て、インターリード部を所定の厚さ厚さとし、ポリイミドテープにてテーピング処理したり、必要に応じて所定の形状のバリバーを曲げ加工し、ダイパッド部をダウンセットする処理を行う。しかし、エッチング加工方法においては、エッチング液による腐食は加工後の半導体装置の端に腐蝕(腐)方向にも進むため、その腐蝕化加工にも腐蝕があるのが一般的で、図14に示すように、リードフレーム全体の厚さからエッチングするため、ライン

10 レッドフレーム全体の厚さを、ライン厚の加工方法では、厚さの50~100%程度とされている。又、リードフレームの加工工程のアフターリードの加工を考えた場合、一般的には、その厚さは約0.125mm以上必要とされている。このため、図14に示すようなエッチング加工方法の場合、リードフレームの厚さを0.15mm~0.125mm程度まで薄くすることにより、ワイヤボンディングのための必要な厚さを70~80%を確保し、0.165mmピッチ程度の薄板なインター

リード部先端のエッチングによる加工を達成してきたが、これが原因とされている。

(0004)しかしながら、近年、既述の半導体装置では、小パッケージでは、半導体装置であるインターリードのピッチが0.165mmピッチを見て、既に0.15~0.13mmピッチまでのピッチ化が実現してきたと、エッチング加工において、リード部先端の加工を薄くした場合には、アフターリードの加工工程において、加工工程におけるアフターリードの加工工程が難しいという点から、更にリード部先端の厚さを薄くしてエッチング加工を行う方法にも関心が持たれた。

(0005)これに対応する方法として、アフターリードの加工を薄くした半導体装置を行う方法で、インターリード部をハーフエッチングもしくはプレスにより薄くしてエッチング加工を行う方法が提案されている。しかし、プレスにより薄くしてエッチング加工をあるような場合には、加工工程においての厚さが不足する(例えば、ワイヤボンディングの厚さ)ワイヤボンディング時のクランプに必要なインターリードの厚さを、加工工程が確保されない、厚さを2倍にしなければならぬという問題が浮現になる。問題点が多くある。そして、インターリード部をハーフエッチングにより薄くしてエッチング加工を行う方法の場合にも、厚さを2倍にしなければならぬという問題が浮現になるという問題があり、いずれも実用化には、まだ至っていないのが現状である。

(0006)

(見解が異なるようとする理由)一方、半導体装置の多ピン化に伴いインターリードピッチが低くなるため、半導体装置を加工する際に、アフターリードの加工(スリット)や加工(コブラナリテー)の加工が困難な問題となってきた。本発明は、このような状況のもと、多ピン化に対応して、互つ、アフターリードの加工(スリット)や加工(コブラナリテー)の問題にも対応できる半導体装置の製造をしようとするものである。

(0007)

(問題を解決するための手段)本発明の半導体装置は、2層エッチング加工によりインターリードの厚さがリードフレーム全体の厚さより薄く加工されたリードフレームを用いた半導体装置であって、前記インターリード部は、インターリード部全体にわたってインターリードと、インターリードの一部にわたって形成したリードフレーム全体とを同じ厚さの材料層とで形成するための厚さの調整部とを有し、且つ、調整部はインターリードの先端部においてインターリードに対して厚さ方向に薄くして形成されており、調整部の先端部は半導体からなる調整部を有し、調整部を防止層から露出させてあり、インターリードは、調整部が露出するまで、

で、テーピングの工程や、リードフレームを固定するウラン工程で、ペタはに腐蝕され部分的に腐食した部分との腐蝕が腐蝕になる場合があるので、エッチングを行うエリアはインターリード先の腐蝕加工部分だけにせず大めにとらなければならない。従って、温度 57°C 、濃度 8 g/l の塩化第二銅溶液を用いて、スプレーで 2.5 k g/cm^2 にて、レジストパターンが形成されたリードフレーム 1110 の両面にエッチングし、ペタは (平箔) に腐蝕された第一の凹部 1150 の両面がリードフレーム 1110 の両面にエッチングされた状態でエッチングを止めた。(図 11 (b))

上述第 1 回目のエッチングにおいては、リードフレーム 1110 の両面から同時にエッチングを行ったが、必ずしも両面から同時にエッチングする必要はない。本実施例のように、第 1 回目のエッチングにおいてリードフレーム 1110 の両面から同時にエッチングする理由は、両面からエッチングすることにより、後述する第 2 回目のエッチング時間を短縮するため、レジストパターン 9200 面からのみの片面エッチングの場合と比べ、第 1 回目エッチングと第 2 回目エッチングのトータル時間が短縮される。従って、第一の凹部 1150 の両面に腐蝕された第一の凹部 1150 にエッチング処理 1180 としての前エッチング処理のあるホットマルチコートワックス (ブレイクテック社製のワックス、22 MR-WB6) を、ダイコートを用いて、塗布し、ペタは (平箔) に腐蝕された第一の凹部 1150 に埋め込んだ。レジストパターン 1120 上にもエッチング処理 1180 に腐蝕された状態とした。(図 11 (c))

エッチング処理 1180 E、レジストパターン 1120 A と全面に塗布する必要はないが、第一の凹部 1150 を含む一面にのみ塗布することにした。図 11 (c) に示すように、第一の凹部 1150 とともに、第一の凹部 1130 全面にエッチング処理 1180 を塗布した。本実施例で使用するエッチング処理 1180 は、アルカリ性塩基のワックスであるが、基本的にエッチング液に耐性があり、エッチング時に腐蝕の腐蝕性のあるものが、好ましく、特に、上記ワックスに腐蝕され、U.V. 硬化型のものでもよい。このようにエッチング処理 1180 をインターリード先の両面に腐蝕を形成するためのパターンが形成された両面の両面に第一の凹部 1150 に塗布することにより、後述するエッチング時に第一の凹部 1150 が腐蝕されて大きくならないようにしていることと、本実施例のエッチング加工に於いての腐蝕的な腐蝕性を示しており、スプレーを 2.5 k g/cm^2 (以上) とすることによって、これによりエッチングが両面に進行した。この後、第 2 回目のエッチングを行う。ペタは (平箔) に腐蝕された第二の凹部 1160 両面からリードフレーム 1110 をエッチングし、再度で、

インターリード先の凹部 1130 A を腐蝕した。(図 11 (c))

第 1 回目のエッチング加工にて腐蝕された、リードフレーム面に腐蝕したエッチング処理 1180 であるが、この面を再び 2 面にインターリード部にへこんだ凹部である。従って、再度、エッチング処理 9200 のレジスト (レジストパターン 1120 A、 1120 E) の両面を、インターリード先の凹部 1130 A が腐蝕加工された図 9 (a) に示すリードフレーム 1130 A を腐蝕した。エッチング処理 1180 とレジスト (レジストパターン 1120 A、 1120 E) の両面に腐蝕したトリウム水溶液により腐蝕した。

(0014) 上述、図 11 に示すリードフレームの腐蝕方法に、本実施例に用いられる、インターリード先の両面に腐蝕したリードフレームをエッチング加工により腐蝕する方法で、特に、図 11 に示す、インターリード先の第一凹部 1130 A を腐蝕した凹部の部分と同一面に、第二凹部 1130 A と対向させて腐蝕し、且つ、第三凹部 1130 A と、第四凹部 1130 A をインターリードの両側に腐蝕させて凹んだ凹部にエッチング加工方法である。後述する実施例 3 の本実施例のようにパンプを用いて本実施例をインターリードの第二凹部 1130 A に腐蝕し、インターリードと電気的に接続する場合に

に、第二凹部 1130 A をインターリード部に凹んだ凹部に腐蝕した方がパンプ腐蝕の腐蝕の腐蝕が小さくなる。図 12 に示すエッチング加工方法が知られる。図 12 に示すエッチング加工方法は、第 1 回目のエッチング工程までは、図 11 に示す方法と同じであるが、エッチング処理 1180 を第二の凹部 1160 面に腐蝕した。第一の凹部 1150 面から第 2 回目のエッチングを行い、再度腐蝕されて腐蝕している。第 1 回目のエッチングにて、第二凹部 1140 からのエッチングを充分に行うべく、図 12 に示すエッチング加工方法によって腐蝕したリードフレームのインターリード先の両面腐蝕は、図 6 (b) に示すように、第二凹部 1130 A がインターリード部にへこんだ凹部になる。


(0015) 図 11 及び図 12 に示すエッチング加工方法のように、エッチングを 2 段階にわたって行うエッチング加工方法を、一面には 2 段階エッチング加工方法という。本実施例に有利な加工方法である。本実施例に示す図 9 (a) に示す、リードフレーム 1130 A の両面に腐蝕した。2 段階エッチング加工方法、パンプ腐蝕を加工することにより部分的にリードフレームを腐蝕しながら腐蝕加工する方法とが知られており、リードフレームを腐蝕した部分に於いては、特に、腐蝕加工がでるようになっている。図 11、図 12 に示す、上述の方法においては、インターリード先の第一凹部 1130 A の腐蝕加工は、第二凹部 1160 の両面と、最終的に腐蝕されるインターリード先の両面に腐蝕されるので、例えば、腐蝕 $150\text{ }\mu\text{m}$

(0019) において、系列2の表面禁止型半導体区を画ける。図4(a)に系列2の表面禁止型半導体区の新張図であり、図4(b)に図4(a)のA-J-A-4におけるインターリード部の新張図で、図4(c)は図4(b)のB-J-B4における端子配図の新張図である。尚、系列2の半導体基板の外周は系列1と同一となす。図に省略した「200」は導体基板、210は半導体端子、211は導体部(パッド)、220はワイヤ、230はリードフレーム、231はインターリード、「231A」は第1面、231A1は第2面、231A2は第3面、231A3は第4面、231A4は第5面、231A5は第6面、231A6は第7面、231A7は第8面、231A8は第9面、231A9は第10面、231A10は第11面、231A11は第12面、231A12は第13面、231A13は第14面、231A14は第15面、231A15は第16面、231A16は第17面、231A17は第18面、231A18は第19面、231A19は第20面、231A20は第21面、231A21は第22面、231A22は第23面、231A23は第24面、231A24は第25面、231A25は第26面、231A26は第27面、231A27は第28面、231A28は第29面、231A29は第30面、231A30は第31面、231A31は第32面、231A32は第33面、231A33は第34面、231A34は第35面、231A35は第36面、231A36は第37面、231A37は第38面、231A38は第39面、231A39は第40面、231A40は第41面、231A41は第42面、231A42は第43面、231A43は第44面、231A44は第45面、231A45は第46面、231A46は第47面、231A47は第48面、231A48は第49面、231A49は第50面、231A50は第51面、231A51は第52面、231A52は第53面、231A53は第54面、231A54は第55面、231A55は第56面、231A56は第57面、231A57は第58面、231A58は第59面、231A59は第60面、231A60は第61面、231A61は第62面、231A62は第63面、231A63は第64面、231A64は第65面、231A65は第66面、231A66は第67面、231A67は第68面、231A68は第69面、231A69は第70面、231A70は第71面、231A71は第72面、231A72は第73面、231A73は第74面、231A74は第75面、231A75は第76面、231A76は第77面、231A77は第78面、231A78は第79面、231A79は第80面、231A80は第81面、231A81は第82面、231A82は第83面、231A83は第84面、231A84は第85面、231A85は第86面、231A86は第87面、231A87は第88面、231A88は第89面、231A89は第90面、231A90は第91面、231A91は第92面、231A92は第93面、231A93は第94面、231A94は第95面、231A95は第96面、231A96は第97面、231A97は第98面、231A98は第99面、231A99は第100面、231A100は第101面、231A101は第102面、231A102は第103面、231A103は第104面、231A104は第105面、231A105は第106面、231A106は第107面、231A107は第108面、231A108は第109面、231A109は第110面、231A110は第111面、231A111は第112面、231A112は第113面、231A113は第114面、231A114は第115面、231A115は第116面、231A116は第117面、231A117は第118面、231A118は第119面、231A119は第120面、231A120は第121面、231A121は第122面、231A122は第123面、231A123は第124面、231A124は第125面、231A125は第126面、231A126は第127面、231A127は第128面、231A128は第129面、231A129は第130面、231A130は第131面、231A131は第132面、231A132は第133面、231A133は第134面、231A134は第135面、231A135は第136面、231A136は第137面、231A137は第138面、231A138は第139面、231A139は第140面、231A140は第141面、231A141は第142面、231A142は第143面、231A143は第144面、231A144は第145面、231A145は第146面、231A146は第147面、231A147は第148面、231A148は第149面、231A149は第150面、231A150は第151面、231A151は第152面、231A152は第153面、231A153は第154面、231A154は第155面、231A155は第156面、231A156は第157面、231A157は第158面、231A158は第159面、231A159は第160面、231A160は第161面、231A161は第162面、231A162は第163面、231A163は第164面、231A164は第165面、231A165は第166面、231A166は第167面、231A167は第168面、231A168は第169面、231A169は第170面、231A170は第171面、231A171は第172面、231A172は第173面、231A173は第174面、231A174は第175面、231A175は第176面、231A176は第177面、231A177は第178面、231A178は第179面、231A179は第180面、231A180は第181面、231A181は第182面、231A182は第183面、231A183は第184面、231A184は第185面、231A185は第186面、231A186は第187面、231A187は第188面、231A188は第189面、231A189は第190面、231A190は第191面、231A191は第192面、231A192は第193面、231A193は第194面、231A194は第195面、231A195は第196面、231A196は第197面、231A197は第198面、231A198は第199面、231A199は第200面、231A200は第201面、231A201は第202面、231A202は第203面、231A203は第204面、231A204は第205面、231A205は第206面、231A206は第207面、231A207は第208面、231A208は第209面、231A209は第210面、231A210は第211面、231A211は第212面、231A212は第213面、231A213は第214面、231A214は第215面、231A215は第216面、231A216は第217面、231A217は第218面、231A218は第219面、231A219は第220面、231A220は第221面、231A221は第222面、231A222は第223面、231A223は第224面、231A224は第225面、231A225は第226面、231A226は第227面、231A227は第228面、231A228は第229面、231A229は第230面、231A230は第231面、231A231は第232面、231A232は第233面、231A233は第234面、231A234は第235面、231A235は第236面、231A236は第237面、231A237は第238面、231A238は第239面、231A239は第240面、231A240は第241面、231A241は第242面、231A242は第243面、231A243は第244面、231A244は第245面、231A245は第246面、231A246は第247面、231A247は第248面、231A248は第249面、231A249は第250面、231A250は第251面、231A251は第252面、231A252は第253面、231A253は第254面、231A254は第255面、231A255は第256面、231A256は第257面、231A257は第258面、231A258は第259面、231A259は第260面、231A260は第261面、231A261は第262面、231A262は第263面、231A263は第264面、231A264は第265面、231A265は第266面、231A266は第267面、231A267は第268面、231A268は第269面、231A269は第270面、231A270は第271面、231A271は第272面、231A272は第273面、231A273は第274面、231A274は第275面、231A275は第276面、231A276は第277面、231A277は第278面、231A278は第279面、231A279は第280面、231A280は第281面、231A281は第282面、231A282は第283面、231A283は第284面、231A284は第285面、231A285は第286面、231A286は第287面、231A287は第288面、231A288は第289面、231A289は第290面、231A290は第291面、231A291は第292面、231A292は第293面、231A293は第294面、231A294は第295面、231A295は第296面、2


(10025) は、第 6 例 4 の第 7 停止型半導体素子である。図 7(a) は第 6 例 4 の第 7 停止型半導体素子の断面図であり、図 7(b) は図 7(a) の A7-A8 におけるインターリード部の断面図で、図 6(c) に示すように、第 6 例 4 の第 7 停止型半導体素子 1 とは同じとなるが、図 6(d) は、図 7(c)、400 に示す第 6 例 4、410 に示す第 6 例 4、411 はバンド、430 に

190	ードフレイム面	
260	1331A B	
270	イニング面	
270	1410	
270	ードフレイム面	
270	1420	
270	オートレジスト	
270	1430	
270	ジストパターン	
270	1440	
270	ンターリード	
270	1510	
270	ードフレイム	
270	1511	
270	イパッド	
270	1512	
270	ンターリード	
270	1512A	
270	ンターリード先頭部	
270	1513	
270	ウターリード	
270	1514	
270	ムバー	
270	1515	
270	レーン部 (PDR)	
270	1520	
270	部品表示	
270	1521	
270	部品 (パッド)	
270	1530	
270	1540	
270	止動部	


(23)



(26)









(28)











(27)

(59)








(11)






(14)






(210)



(212)



(215)



(2 : 2)

